QUICK INSTALLATION AND AUTO UPGRADATE
Installation is easy and fast with few steps and limited set of package files. Simulator package is upgradable from server on a single command.
SIMPLIFIED USER INTERFACE
Simple user interface for design and verification engineers to increase efficiency.
PRIORITY SUPPORT FOR REPORTED BUGS
We are committed to provide quick support on our product and timely resolution of reported issues.
Facts about Simulator and Suppport Services
Atssim is an Event-driven compiler and simulator for RTL. Atssim is used for functional simulation and verification of Application Specific Integrated Circuits (ASIC) and System on Chip (SoC) designs.
CODED IN C++
atssim is written in c++. This makes it faster and seamlessly integrable with DPI c++ interface later. We are continuously upgrading this for better performance.
Based on Systemverilog LRM (IEEE std 1800-2017), Atssim has been tested for all major constructs and features.
ASSERTION AND COVERAGE SUPPORT
atssim suports systemverilog features of assertions and coverage.
Users can perform coverage driven verification of RTL designs. Assertions are useful for temporal accuracy check on various control signals based on protocol.
DIRECT PROGRAMMING INTERFACE (DPI) SUPPORT
This compiler and simulator supports DPI export/ import function or tasks written in C/ C++, which offer tremendous ease of use for design verification engineers to have written verification models in C/ C++ and integrate then with testbench seamlessly.
TESTED FOR UVM FRAMEWORK
atssim supports UVM – Universal Verification Methodology, which is widely used by engineers to automate verification environment and enables randomiation of various signals to enhance functional coverage.
WE ARE COMMITTED TO PROVIDE PRIORITY TECHNICAL SUPPORT
We try to provide quick and best possible support to all our customers up to their satisfaction.
Presentation and Demo of atssim
Short presentation of atssim, which gives a brief overview about simulator.
Few Demo videos, which will show real time functioning of atssim simulator.
Short presentation on atssim
View a short presentation (ppt) on features of atssim
video of sample test run on atssim
See a demo video of running UVM based testcase, which shows various UVM phases run in test environment.
Live demo of atssim Installation on system
Watch a demo video on how to install atssim on your system
Avail the unique opportunity today
We are offering Commercial License loaded with advance features FREE
We are offering Next-Gen RTL Compiler and Simulator tool license to select number of entities at free of cost. Hurry-up to claim this opportunity!KNOW MORE
For more information on Simulator, please write to : email@example.com
For Sales enquiries, please write to : firstname.lastname@example.org
If you want to write to us, our registered office address is 1st Floor, HIG/ C-54, Shailendra Nagar, Raipur (Chhattisgarh) – 492001. INDIA.
To contact us in fastest way, please use following form: