1st Floor, HIG/ C-54, Shailendra Nagar, Raipur (INDIA).
+91-771-4034154
info@avinyatechnology.com

Systemverilog Features

Next-Gen Solutions

Design simulator tool is developed to compile and simulate verilog/ systemverilog designs and verification environment as per IEEE Standard for SystemVerilog – Unified Hardware Design, Specification, and Verification Language (IEEE std 1800-2012). 

Following are indicative features of Systemverilog, which are supported by simulator.

General Features

Please, refer chapter 1 to 7 and 9 to 13 of IEEE std 1800-2012. All features in these chapters are implemented except few relatively less used features which are listed in scheduled to be added features below.

Class

Static class properties, Static methods, Inheritance, Virtual Methods, Polymorphism, Out-of-block declaration, Parameterized classes etc. Please, refer chapter 8 of IEEE std 1800-2012.

Clocking Blocks

refer chapter 14 of IEEE std 1800-2012

Interprocess synchronization and communication

mailboxes and semaphores

Constrained random value generation

random methods (randomize(), rand_mode(), constraint_mode() etc.). refer chapter 18 of IEEE std 1800-2012.

Functional Coverage

Covergroup, Coverpoint, Cross, bins and crossbins support. Option and type_option structure member support.

Utility and I/O system tasks

Most of utility and Input/ Output system tasks and functions are supported. Please, refer chapter 20 and 21 of IEEE std 1800-2012.

Compiler directives

All commonly used compiler directives are supported. Please, refer chapter 22 of IEEE std 1800-2012.

Module,Program, Interface, Package and generate block support

 Please, refer chapter 23,24, 25, 26 and 27 of IEEE std 1800-2012.

Assertion

Immediate and Concurrent Assertions.

Gate level and Switch level Models

Gate (and, buf etc.) and switch (tran, tranif0 etc.) level model implementation.

Direct Programming Interface (DPI)

DPI suppport for C/ C++ import / export function or task is available. C/C++ models of verification components can be seamlessly integrated in verification environment. Please, refer chapter 35 of IEEE std 1800-2012.

Support for following features is scheduled to be added in next phase of development

General Features

Few features of wire, tri and supply nets in net type (ref. clause 6.6 of LRM IEEE std 1800-2012),  Interface class, randcase, rand sequence generation, ‘let’ construct, sample system functions, few coverage control.